Abstract-This paper describes the first 32 kHz low-power MEMS-based oscillator in production. The primary goal is to provide a small form-factor oscillator (1.5 × 0.8 mm 2 ) for use as a crystal replacement in space-constrained mobile devices. The oscillator generates an output frequency of 32.768 kHz and its binary divisors down to 1 Hz. The frequency stability over the industrial temperature range (-40°C to 85°C) is ±100 ppm as an oscillator (XO) or ±3 ppm with optional calibration as a temperature compensated oscillator (TCXO). Supply currents are 0.9 µA for the XO and 1.0 µA for the TCXO at supply voltages from 1.4 V to 4.5 V. The MEMS resonator is a capacitively-transduced tuning fork at 524 kHz. The circuitry is fabricated in 180 nm CMOS and includes low power sustaining circuit, fractional-N PLL, temperature sensor, digital control, and low swing driver.
I. INTRODUCTION
T IMEKEEPING and low power functions are commonly maintained by low-frequency oscillators, historically 32.768 kHz (2 Hz). Applications include timing, smart metering, power conservative clocking, and sensor interfaces. In mobile and other battery powered devices, 32 kHz oscillators are also employed in duty-cycling high power circuitry to prolong battery life. Key specifications for this clock are frequency accuracy, PCB area and power consumption. Moderate precision applications use quartz tuning fork crystals (X), or oscillators (XO) [1] , while high precision applications use temperature compensated tuning fork oscillators (TCXO). For timekeeping application, 32 kHz quartz tuning fork crystals and oscillators are the most common [2] . They have a room-temperature accuracy of 20 ppm and show a downward parabolic frequency curve of 0.035 ppm/C , which causes a frequency error of about 150 ppm at low and high temperature extremes [3] , [4] . Smart metering and other precision applications require more accurate reference clocks which can be provided by temperature compensated tuning fork oscillators trimmed to maintain 5 ppm accuracy over temperature [5] - [7] .
Tuning fork oscillators are available in 3.2 1.5 mm surface mount ceramic packages, while TCXOs are larger, commonly constructed with tuning fork crystals embedded in leaded plastic packages. Fig. 1 shows the size reduction of 32 kHz quartz oscillators over the past three decades [8] . Their rate of size reduction is likely slowing due to scaling limitations and packaging/assembling difficulties [9] . However, the growth in portable devices is increasing the demand for smaller footprint clock references.
Power consumption is commonly specified as 1 A supply current across voltages from 1.5 V to 5 V. In applications with small batteries, such as wrist watches, the current consumption can be as low as 0.2 A, and in TCXOs the consumption is commonly 3 A.
In the past decade, several high frequency MEMS-based oscillators (both XOs and TCXOs) have been introduced [10] . They have been shown to match or outperform their quartz crystal counterparts. This has been enabled by the development of long-term stable MEMS resonators and temperature compensation circuit architectures [11] . Low-frequency MEMS oscillators have been shown in academic work for two decades but none have been commercially introduced [12] , [13] .
This paper describes the smallest production 32 kHz XO and TCXO [14] . The XO combines a temperature stable MEMS resonator with sustaining amplifier and fractional-N PLL to calibrate the output frequency over production tolerances. When configured and calibrated as a TCXO, a temperature-to-digital converter (TDC) adjusts the frac-N to compensate frequency over temperature. The oscillator can be configured as a 100 ppm XO or with temperature compensation as a 3 ppm TCXO. Package size is mm . Supply current is 0.9 A for the XO and 1.0 A for the TCXO at supply voltages from 1.4 V to 4.5 V.
Section II describes the architecture. Details of the circuit design of each block in this system, including the description of the key techniques to improve their performance, are presented in Section III. Measured results from the described oscillator are shown in Section IV, followed by conclusions in Section V.
II. SYSTEM LEVEL DESIGN
The design of a sub-A MEMS-based oscillator presents two primary challenges: (a) initial frequency offset due to process variations in the fabrication of the MEMS resonator, and (b) temperature sensitivity of the resonator. As shown in Fig. 2 , the resonator employed in this work has a nominal frequency of 524 kHz that varies up to 2% over production tolerances and frequency stability of 100 ppm over a 40 C to 85 C temperature range. The initial frequency offset must be corrected, while the frequency stability is sufficient for XO operation. For TCXO operation the temperature sensitivity of the resonator must be compensated. Since the initial frequency offset is too large to be corrected by pulling the resonator, a delta-sigma fractional-N phase locked loop is employed, as shown in Fig. 2 .
The MEMS sustaining amplifier provides a 524 kHz reference clock. This reference is divided down to 32.768 kHz using a multi-modulus divider controlled by a digital delta-sigma modulator and fed to an integer-N PLL as shown in Fig. 2 . In XO mode, the target frequency of 32.768 kHz is achieved by appropriately setting the fractional value of the digital delta-sigma modulator at factory calibration. In TCXO mode, the value of the modulator is continuously updated to compensate for temperature variation. Temperature calibration data is obtained in factory measurements. The integer-N PLL filters the quantization noise from the digital delta-sigma modulator. In a low-power XO mode, current consumption can be further reduced by bypassing the integer-N PLL. This delivers a high jitter clock, but for applications that only count time the noise is negligible. A final programmable divider can optionally reduce the frequency in powers of two to 1 Hz.
III. CIRCUIT LEVEL IMPLEMENTATION

A. MEMS Resonator and Sustaining Oscillator
The reference clock for this system is generated from a 524 kHz silicon MEMS resonator. The resonator is an H-style capacitively-transduced tuning-fork, shown in Fig. 3(a) , with a nominal quality factor of 52,000. When a bias voltage of 2.4 V is applied between the tuning fork tines and the drive/sense electrodes shown in Fig. 3(b) , the resonator presents an effective impedance between the drive and sense electrodes that is well-modeled as a series connection of a 70 aF capacitance , a 1.4 kH inductance , and a 90 k resistor , as shown in Fig. 3(c) [16] . The frequency variation of this resonator is less than 100 ppm over the temperature range 40 C to 85 C, which is 20 less variation than earlier commercial MEMS resonators [16] and less than earlier temperature-compensated MEMS resonators [17] - [19] .
The oscillator circuit that drives the MEMS resonator is shown in Fig. 4 . The architecture is a modified version of previously published Pierce configurations [20] , [21] . A current-starved inverter with gain control provides transconductance gain to initiate and sustain oscillation. This element is connected to the MEMS resonator via on-chip coupling capacitors, and , which allows the DC biases of the resonator drive and sense terminals to be set by on-chip resistors to ground. This guarantees that the effective MEMS bias voltage is determined by the voltage applied to the tuning fork tines and is not influenced by the stage's DC operating point. Resistors , together with the capacitive networks at the oscillator terminals, form high pass filters with corner frequencies well below the oscillation frequency. Before reaching the resonator, the AC output of the stage is attenuated by the capacitive divider between and , where is the parasitic capacitance on the resonator drive electrode. A trimmable allows for adjustment of this capacitive divider, thereby enabling the power delivered to the resonator to be trimmed. While this divider might appear to lower the oscillator's loop gain, this effect is largely compensated by the gain of the stage, , which is inversely proportional to the series connection of and and therefore increases as the attenuation increase. An automatic gain control circuit (AGC) controls the bias current of the stage in order to maintain fixed AC voltage amplitude at the stage's output. A simplified diagram of the AGC is shown in Fig. 5 . As described in [21] , the nonlinear characteristics of device ensure that an increase in the amplitude of the AC waveform at results in a decrease in the DC voltage at the gate of . A filtered version of this gate voltage is used to generate the bias current for the stage, thereby providing negative feedback to control the amplitude of the system's oscillations. Resistive elements in the and AGC stages are implemented using sub-threshold MOS devices biased in the linear region. Extensive use of AC coupling makes the oscillator insensitive to the dynamic offset effects that can be produced by the nonlinear behavior of these sub-threshold MOS devices, even when signal swings exceed several thermal voltages. An AC-coupled level shifter is used to transform the small-amplitude sine wave at into a rail-to-rail square wave, thereby providing a 524 kHz digital reference clock.
The resonator's motional resistance, , is inversely proportional to the square of the resonator's bias voltage , and the transconductance required to sustain oscillations is proportional to :
where is the resonator's resonant frequency, and , , represent the capacitance from resonator sense electrode to ground, from resonator drive electrode to ground, and from resonator drive electrode to sense electrode, respectively [20] . As a result, increasing resonator bias voltage generally results in lower oscillator power consumption. To this end, the MEMS bias voltage is supplied from a programmable charge pump that can output integer multiples of a 1.2 V reference voltage, up to 3.6 V. However, resonator mechanical displacement also increases with bias voltage, and this displacement must be limited to avoid unwanted nonlinear effects [22] . The sensitivity of resonant frequency to variation in the bias voltage also increases with bias voltage. Consequently, although the oscillator power consumption is minimized when the charge pump output is 3.6 V, it was experimentally determined that 2.4 V bias provided better system-level performance for TCXO applications. Under this condition, the total current consumption of the MEMS sustaining circuit and charge pump is 240 nA. is a variant of the classical delta-sigma fractional-N PLL [23] . Two specific differences can be noted. First, the multi-modulus frequency division (under the control of a digital delta-sigma modulator) is performed not in the PLL feedback path but in a pre-driver in the reference path. Second, the output is tapped from the integer divider in the feedback path rather than from the VCO itself.
B. Fractional-N PLL
Performing the fractional division in the reference path means that the pre-divider output is 32.768 kHz. This allows disabling and bypassing the PLL in the XO mode in order to reduce current consumption below 0.9 A. Although the output of this pre-divider is already at the target frequency, it carries the quantization noise from modulator. This introduces output jitter, but it is not detrimental in applications that count pulses, e.g. 32,768 pulses to define one second. In applications where the jitter needs to be low, the integer-N PLL filters this noise. A 2nd order digital delta-sigma modulator provides optimum performance to power: a 1st order modulator would exhibit strong limit cycle behavior, whereas a 3rd order modulator would consume unnecessary current. The power consumption of the digital delta-sigma modulator is kept low by adopting a low supply voltage that is sufficient for reliable operation. Section III-E describes the voltage regulators.
As shown in Fig. 6 , the integer-N PLL is a standard chargepump based type II PLL [24] optimized for low power consumption. It has a phase frequency detector (PFD) and a 16 nA charge pump. The loop filter sets the loop bandwidth to 1 kHz to minimize the overall noise from the VCO and digital modulator. The VCO is a current-starved ring oscillator with a nominal frequency of 262 kHz. The total current consumption of the PLL including pre-divider is 290 nA.
C. Temperature to Digital Converter (TDC)
To achieve TCXO stability, a BJT-based temperature sensor is combined into a switched capacitor delta-sigma modular as shown in Fig. 7(a) . BJT-based sensors are known to achieve the best combination of accuracy and energy efficiency [25] . It is also known that switched capacitor delta-sigma modulators offer high resolution at low power, particularly for low bandwidth applications such as tracking temperature changes.
The BJT-based sensor's block diagram is shown in Fig. 7(a) . As shown, two identical NPNs are biased at a collector current ratio of . The resulting base-emitter voltage, , has a negative temperature coefficient of approximately C.
The difference between their base-emitter voltages is proportional-to-absolute temperature (PTAT), i.e. where k is Boltzmann constant, q is charge, and T is the absolute temperature, with unit of Kelvin. Rather than the more commonly used PNPs, NPNs were used in this design because of their higher current gain [26] . The temperature to digital converter (TDC) generates a digital bitstream, whose average value is proportional to , where and is a voltage with a slightly positive temperature dependence, which improves the sensor's overall linearity [27] . The TDC is based on a 2nd-order switched-capacitor (SC) modulator. As shown in Fig. 7 (a), its main components are two SC integrators and a 1-bit quantizer. Both integrators are based on folded-cascode OTAs, with the first OTA gain-boosted to improve its DC gain. Depending on the quantizer's output , the modulator's next input is either or [27] . This charge-balancing scheme ensures that the average value of is equal to the desired ratio . is integrated over clock cycles and then sampled exclusively [28] . This technique only have one unit sampling capacitor which avoids the extra area and mismatch errors associated with implementing with multiple sampling capacitors, and also ensures that the first integrator's closed-loop gain is fixed, irrespective of the modulator's state. As shown, is integrated during a single clock cycle, while is integrated over clock cycles. In other words, each cycle takes either 1 or clock cycles, when is 1 or 0, respectively. Several dynamic techniques are used to improve the TDC's accuracy. The sensor front-end's current sources are dynamically matched to mitigate their mismatch, while the first integrator's offset and flicker noise are mitigated by employing correlated double sampling (CDS) [29] . To mitigate charge injection errors, the 1st integrator employs a fully differential structure using minimum size switches. Any residual offset is then removed by system-level chopping, at the expense of a doubled conversion time [30] . To provide a differential input to the first integrator, the positions of the current sources are swapped during the two phases of each clock cycle. This simultaneously averages out the mismatch between the two BJTs [27] . Applying dynamic element matching (DEM) technique to the front-end's current sources improves their matching, but since the modulator's input then changes over multiple clock cycles, it could also fold quantization-noise back into the signal band [31] . This could significantly impact the signal-to-noise ratio. Previous work mitigated this effect by randomization [32] or by the use of bitstream-controlled DEM [33] . We addressed this problem with the DEM principle illustrated in Fig. 7(b) . Since a complete DEM cycle requires clock cycles, it can be combined with the clock cycles required to integrate . By choosing . , where , a full DEM cycle can be completed during exactly one cycle, thus avoiding any quantization-noise fold-back.
The total current consumption of the implemented TDC is 4.5 A operating at a 262 kHz sampling clock. Of the total current consumption, 1.5 A is consumed by the front-end, 1.7 A is dissipated by the loop filter and 0.8 A is used by the decimation filter, the digital filter, and the clock generator. System-level chopping requires two TDC conversions, which doubles the conversion time to 6 ms at room temperature. The TDC achieves a resolution of 25 mK (rms), which leads to a figure of merit of 24 pJ C [25] . This compares favorably with the state of the art [34] .
To meet the 1 A total-current-consumption target, the TDC is duty-cycled to reduce its average current consumption. However, the use of duty-cycling leads to a trade-off between temperature tracking accuracy and power consumption. Applications require a frequency error of 1 ppm in the presence of temperature ramps of 1 C/sec. To meet this, the TDC's update rate is set to 3 Samples/sec. This results in an average current of 105 nA. 
D. Voltage Regulators
A significant fraction of the chip's total current consumption and area is dedicated to voltage regulation, which is important for three reasons. First, to meet the TCXO frequency stability specifications, the performance of the analog blocks must be preserved over a wide range of external supply voltages and supply ripple. In particular, the MEMS oscillation frequency is function of bias voltage and drive amplitude, so these must be regulated in the presence of supply variations or noise. Second, digital power consumption can be reduced by operating digital circuits at the minimum voltage required to meet all timing constraints. Third, some applications benefit from powering the 32 kHz timing reference directly from an unregulated battery in order to reduce current consumption in standby mode. For these applications, a low power high voltage regulator has been included in the design to extend the supply range to 4.5 V without requiring external components or high-voltage fabrication process options. Fig. 8 shows a block diagram of the employed voltage regulation scheme. The components are described in detail below.
Bias Generation and Voltage Regulation for Analog Blocks:
A bandgap voltage serves as the reference for a programmable closed-loop master analog voltage regulator as shown in Fig. 8 . The 1.2 V output of this master regulator is replicated by openloop slave stages, which provide stable independent power supplies for all remaining analog blocks on the chip. Separate power domains are important for isolating sensitive circuits from noisy ones (e.g. the highly duty-cycled TDC) and for reducing crosstalk between different clock domains. The open-loop slave architecture provides power savings compared to separate closedloop regulators, since each slave stage maintains unconditional stability and consumes zero current. The bandgap reference and master/slave regulators consume 230 nA and enable the system to achieve supply sensitivity less than 0.25 ppm/V.
Voltage Regulator for Digital Block: The digital regulator uses a replica biasing architecture to minimize digital power consumption while guaranteeing timing closure over process and temperature variations. The replica structure in Fig. 9 consists of a series stack of NMOS and PMOS which match the devices used in the digital standard cells. Driving a constant current into this series stack generates a voltage , which varies inversely with MOS process and temperature as shown in Fig. 9 . Using as the supply level for digital gates that match the replica transistors therefore guarantees that those gates have a minimum current drive capability of . A programmable resistor is used to add margin (maximum 100 mV) to the digital supply to ensure this minimum current drive capability even in the presence of threshold mismatch or supply droop. This master/slave architecture similar to that used in the analog regulators supplies the digital blocks with . This scheme guarantees the digital regulator's stability, even in the presence of the large supply current variations that result from duty-cycling the TDC and temperature compensation engine.
High Voltage Regulator: Operating directly from an unregulated 4.5 V supply, such as a battery, requires special consideration to prevent over-voltage stress of the thick oxide devices in this 180 nm process, which have a maximum operating voltage of 3.63 V. A simple means of providing over-voltage protection would be to add two diodes in series with supply , thereby dropping the internal supply voltage to , where is the voltage drop across one of the protection diodes. Unfortunately, this solution places severe limits on the minimum external supply voltage required to maintain , especially considering that the voltage drop across these diodes can vary dramatically with process, temperature, and supply current. To solve this problem, a regulator in parallel with two series protection diodes is employed, as shown in Fig. 10 . In this circuit, when is high, the two protection diodes conduct and . At intermediate voltages, the regulator partially bypasses the protection diodes and maintains , where is a 1.2 V reference provided by internal regulators and is the voltage drop across the feedback diodes biased with 8 nA current shown in Fig. 10 . When drops below , the regulator simply acts as a switch shorting to .
E. Drivers
There are two options for the output driver: a rail-to-rail CMOS and a low swing driver. With a low-swing driver, the CVF current can be reduced by . In most applications, the following block driven by this oscillator does not require full swing input. As shown in Fig. 11 , as long as the output clock waveform crosses the two defined thresholds of and it is suitable for the application. As shown in Fig. 12 , in this design the driver has two regulators which together control its output swing. CMOS transmission gates are used to alternate between independently programmable and giving control on the swing of the output clock. Capacitive charge sharing generates fast output transitions followed by slow single pole settling from the regulators. The total power consumption of each regulator is 60 nA.
To further reduce the output driver power consumption, the output frequency can be divided down to 1 Hz in powers of 2. Fig. 13 demonstrates a quantitative comparison between the Fig. 13 . Current consumption vs. load capacitor using CMOS and low swing driver.
full and low-swing driver current consumption versus capacitor load. The external VDD is set to 1.8 V, which limits the rail-to-rail driver to a 1.8 V output swing. For the low-swing driver, the output swing is set to 0.6 V. As shown, the low-swing driver reduces the total power consumption by 55% for a load capacitor of 15 pF. Fig. 14(a) shows the 180 nm CMOS die with area of 1.2 mm , and the MEMS die with area of 0.17 mm . On the CMOS chip, the PLL, TDC, and OSC consume 0.3 mm and the digital including 3rd order polynomial correction occupies 0.5 mm . The oscillator can be assembled in conventional wire-bonded plastic packages where the 524 kHz MEMS resonator is attached and wire-bonded to a programmable MEMS oscillator system to fit in a 2 1.2 mm QFN package. To reduce the size further, the MEMS resonator can be flipped-chip bonded to the CMOS die in a 1.55 mm 0.85 mm chip-scale package (CSP), as shown in Fig. 14(b) . In this packaging, epoxy under-fill is applied between two dies to fully insulate the MEMS-CMOS interconnections, leaving the complete package fully compatible with standard lead-free PCB assembly processes.
IV. MEASUREMENT RESULTS
With a 3.3 V supply voltage, the measured average current of the chip is 1.0 A with 32 kHz output under no external load condition. In the low-power XO mode, with the PLL disabled, a current consumption reduces to 0.6 A. Fig. 15 shows a breakdown of the TCXO mode power consumption. SPICElevel simulation estimates that the oscillator (including charge pump) consumes 240 nA, the PLL (including delta-sigma modulator) consumes 290 nA, and the temperature sensor (including temperature compensation engine) consumes 150 nA. All the currents reported are with the internal supply voltages of the blocks set to 1.2-1.4 V. Fig. 16 displays the transient current profile with a peak value of 5.5 A. The TDC conversion rate is set to 3 samples/sec. After each conversion, TDC and compensation engine sleep while a low power wake-up circuitry runs to turn on TDC every 330 mS. In each conversion, it takes 1 ms for the BJT core and modulator to initialize, 6 ms for two back-to-back conversions at 25 C, and 2 ms to evaluate the polynomial. Fig. 17 shows the measured versus when high voltage regulator is enabled. As shown, with this regulator, the internal voltage safely lands between 1.5 V and 3.63 V when varies from between 1.5 V to 4.5 V. Shown in Fig. 18(a) , measured frequency stability over temperature of 40 C to 85 C is better than 100 ppm for 28,000 XO devices. With only room temperature calibration, the initial accuracy of the XO devices is within 3 ppm. With temperature compensation enabled (TCXO mode), the measured frequency accuracy improved to 3 ppm for 28,000 TCXO devices as displayed in Fig. 18(b) . These devices are trimmed individually at five temperature points on wafer level. The reader may wonder with individual trimming process all techniques such as DEM, CDS in temperature sensor were not necessary. However, these techniques are implemented to reduce stress sensitivity. As a result, solder down shift is limited to be less than 1.5 ppm over temperature range of 40 C to 85 C. Fig. 19 shows the temperature tracking performance of TCXO device: a temperature transient as fast as 1.5 C/sec is applied and measured normalized frequency error is plotted. An evident from the figure, temperature compensation with TDC conversion rate of 3 Samples/sec is able to correct frequency changes over temperature to within 3 ppm.
Noise performance of a 32 kHz clock is critical when it is used in wake-up circuitry for phones. The overall noise performance applicable for this application is shown in Fig. 20 which demonstrates the wake-up time accuracy. It is the measured peak-to-peak long term jitter (LTJ) at stride of 2.5 sec for 100 devices with a mean value of 0.7 sec. As shown, it is well below the target noise performance suited for this application. In low power mode where the PLL and TDC are powered down, LTJ is 3.6 s. Table I summarizes the measured performance and compares it with existing quartz-based 32 kHz XO and TCXO devices. As shown, the described 32 kHz MEMS-based oscillator outperforms quartz crystal-based solutions in several aspects but most notably in current consumption (at least 2 less) and package area (at least 6 smaller package) while demonstrating 3 ppm frequency stability over the industrial temperature range.
V. CONCLUSION
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